Non-volatile memory (NVM) provides a scalable and power-e cient solution to replace DRAM as main memory. However, because of relatively high latency and low bandwidth of NVM, NVM is often paired with DRAM to build a heterogeneous memory system (HMS). As a result, data objects of the application must be carefully placed to NVM and DRAM for best performance. In this paper, we introduce a lightweight runtime solution that automatically and transparently manage data placement on HMS without the requirement of hardware modi cations and disruptive change to applications. Leveraging online pro ling and performance models, the runtime characterizes memory access pa erns associated with data objects, and minimizes unnecessary data movement. Our runtime solution e ectively bridges the performance gap between NVM and DRAM. We demonstrate that using NVM to replace the majority of DRAM can be a feasible solution for future HPC systems with the assistance of a so ware-based data management.
INTRODUCTION
Non-volatile memory (NVM), such as phase change memory (PCM) and resistive random-access memory (ReRAM), is a promising technique to build future high performance computing (HPC) systems. e popularity of many-core platforms in HPC and large data sets in scienti c simulations drive the fast development of NVM, because NVM can provide a scalable and power-e cient solution as main memory, alternative to DRAM. Such solution is based on the a ractive characteristics of NVM, such as higher density and near-zero static power consumption.
However, comparing with DRAM, NVM as main memory can be challenging. e promising NVM solutions (e.g., PCM and ReRAM), although providing larger capacity at the similar or lower cost than Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for pro t or commercial advantage and that copies bear this notice and the full citation on the rst page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permi ed. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior speci c permission and/or a fee. Request permissions from permissions@acm.org. SC17, Denver, CO, USA © 2017 ACM. 978-1-4503-5114-0/17/11. . . $15.00 DOI: 10.1145/3126908.3126923 DRAM, can have higher latency and lower bandwidth (see Table 1 ). Such NVM features can introduce a big performance gap between emerging NVM-based and traditional DRAM-based systems for HPC applications. Our initial performance evaluation with HPC workloads (Section 2) shows that there is 1.09x-8.4x slowdown on NVM-based systems, depending on bandwidth and latency features of NVM. Because of the limitation of NVM, NVM is o en paired with a small fraction of DRAM to form a heterogeneous memory system (HMS) [8, 10, 13, 19, 24, 25] . By selectively placing frequently accessed data in the small amount of DRAM available in HMS, we are able to exploit the cost and scaling bene ts of NVM while minimizing the limitation of NVM with DRAM.
To manage data placement on HMS for HPC, we have several goals. First, we want to avoid disruptive changes to hardware. e existing hardware-based solutions to manage data placement on HMS [17, 18, 24, 26] may be di cult to be embraced by HPC data centers, because of the concerns on hardware cost. Second, we want to minimize changes to applications and system so ware. HPC legacy applications should be easily ported to NVM-based HMS with few programming e orts. ird, managing data placement should be as transparent as possible. We want to enable automatic data placement, and relieve users from managing data placement details.
In this paper, we introduce a so ware-based solution to decide and place data objects on NVM-based HMS. Using a so ware-based solution to meet the above goals must address the following research challenges. First, how to capture and characterize memory access pa erns associated with data objects? is question is important for making data placement decisions. As we show in Section 2, a er we move some data object from NVM with less memory bandwidth to DRAM, there is a big performance improvement. However, we do not have such performance improvement a er moving this data object from NVM with longer access latency to DRAM. We claim such data object is sensitive to memory bandwidth. Similarly, we nd some data object which is only sensitive to memory latency, or sensitive to both bandwidth and latency. Characterizing data objects based on their sensitivity to bandwidth or latency is critical to model and predict performance bene t of data placement.
Second, how to strike a balance between di erent requirements on the frequency of data movement (i.e., the implementation of data placement)? On one hand, we want data movement to be frequent, such that data placement is adaptive to variation of memory access pa erns across execution phases. On the other hand, we want to minimize data movement to avoid performance loss.
ird, how to minimize the impact of data movement on application performance? Data movement is known to be expensive in terms of performance and energy cost. Hiding data movement cost and achieving high performance is a key to be successful in the HPC domain.
In this paper, we introduce a runtime system (named "Unimem") that automatically and transparently decides and implements data placement. is runtime meets the above goals and addresses the above three challenges. In particular, we employ online pro ling based on performance counters to capture memory access pa erns for execution phases, based on which we characterize the sensitivity of data objects in each phase to memory bandwidth and latency.
is addresses the rst challenge. We further introduce lightweight performance models, based on which we predict performance benet and cost if moving data objects between NVM and DRAM. Given the performance bene t and cost of data movement, we formulate the problem of deciding optimal data placement as a knapsack problem. Based on the performance models and formulation, we avoid unnecessary data movement while maximizing the bene ts of data movement. is addresses the second challenge.
To avoid the impact of data movement on application performance, we introduce a proactive data movement mechanism. Given an execution phase and a data movement plan for the phase, this mechanism uses a helper thread to trigger data movement before the phase. e helper thread runs in parallel with the application, overlapping data movement with application execution. is proactive data movement mechanism takes data movement overhead o the critical path, which addresses the third challenge. To further improve performance, we introduce a series of techniques, including (1) optimizing initial data placement to reduce data movement cost at runtime, (2) exploring the tradeo between phase local search and cross-phase global search for optimal data placement, and (3) decomposing large data objects to enable ne-grained data movement. Altogether, those techniques in combination with our performance models greatly narrow the performance gap between NVM and DRAM:
In summary, we make the following contributions.
• We study the performance of HPC workloads with large data sets on multiple nodes with various NVM bandwidth and latency, which is unprecedented. Our study reveals a big performance gap between NVM-based and DRAMbased main memories. We demonstrate the feasibility of using a runtime-based solution to narrow such gap for HPC. • We introduce a lightweight runtime system to manage data placement without hardware modi cations and disruptive changes to applications and system so ware. • We evaluate Unimem with six representative HPC workloads and one production code (Nek5000). e performance di erence between DRAM-only and HMS with Unimem is only 6.2% on average and 16% at most. We successfully narrow the performance gap and demonstrate be er performance than a state-of-the-art so ware-based solution.
BACKGROUND
In HMS, we assume that DRAM shares the same physical address space as NVM (but with di erent addresses) and DRAM memory allocation can be managed at the user level. is assumption has been widely used in the existing work [8, 10, 13, 19, 25] . 
De nitions and Basic Assumptions
We target on the MPI programming model. For a parallel application based on MPI, we decompose the application into phases. A phase can be a computation phase delineated by MPI operations; A phase can also be an MPI communication phase doing collective operations, point-to-point communication operations, or synchronization. For a non-blocking communication (e.g., MPI Isend), the MPI communication call is not a phase. Instead, it is merged into the immediately following phase. e communication completion operation (e.g., MPI Wait) is a communication phase. Furthermore, we target on parallel applications from the HPC domain with an iterative structure. In those applications, each program phase is executed many times. Such parallel applications are very common. As an example, Figure 1 depicts a typical iterative structure from CG (an NAS parallel benchmark [2] ), which dominates the execution time of CG.
We claim a data object is bandwidth sensitive, if there is a big performance di erence between placing it in NVM with less memory bandwidth and DRAM. We claim a data object is latency sensitive, if there is a big performance di erence between placing it in NVM with longer memory access latency and DRAM.
Preliminary Performance Evaluation with NVM-Based Main Memory
NVM has relatively long access latency and low memory bandwidth. Table 1 shows NVM performance characteristics. e table is based on [21] that gathered a comprehensive survey of 340 non-volatile memory technology papers published between 2000 and 2014 in relevant conferences. Based on such performance characteristics, we perform preliminary performance study to quantify the impact of NVM on HPC application performance. We use artz, a DRAM-based, lightweight performance emulator for NVM [23] . e existing work uses cycle-accurate simulation to study NVM performance [12, 25] . However, the long simulation time makes impossible simulate HPC applications with large data sets on multiple nodes. e performance of HPC workloads on NVM is always mysterious. Using artz, we can study performance (execution time) of HPC workloads with much shorter time. We deploy our tests on four nodes in Platform A (the con gurations of those nodes and Platform A are summarized in Section 5). We change the emulated NVM bandwidth and latency, and run a set of NAS parallel benchmarks. We use Class D as input and run 16 MPI processes (4 MPI processes per node). For the benchmark FT, we use CLASS C as input because of the long execution time with Class D. Figures 2 and 3 show the emulation results.
Observation 1: We nd a big performance gap between DRAMonly and NVM-only systems. is observation is contrary to an existing conclusion (i.e., no big gap) for HPC workloads based on a single node simulation [12] . Furthermore, HPC application performance (execution time) is sensitive to di erent NVM technologies with various bandwidth and latency. With memory bandwidth reduced by only 1/2 or latency increased by only 2x in NVM, some benchmarks already show a big slowdown. For example, LU has 2.19x and 2.14x slowdown with NVM con gured with 1/2 DRAM bandwidth ( Figure 2 ) and 2x DRAM latency ( Figure 3 ) respectively.
We further study whether data placement in HMS can bridge the performance gap between DRAM-based and NVM-based systems. We choose SP benchmark and focus on four critical data objects of SP (the arrays lhs, rhs, in bu f f er and out bu f f er ). We use two con gurations for NVM, one with 1/2 DRAM bandwidth and the e legend entries "in bu er+out bu er", "lhs", and "rhs" are the data objects placed in DRAM in the DRAM+NVM system. e x axis shows the con guration of NVM (4x DRAM latency or 1/2 DRAM bandwidth).
other with 4x DRAM latency. For each data object with an NVM con guration (either 1/2 DRAM bandwidth or 4x DRAM latency), we do three tests. In the rst test, we use a DRAM-only system. In the second test, we use a DRAM+NVM system. For this test, a target data object is placed in DRAM (see the legend entries in Figure 4 ), while the rest of data objects are placed in NVM. In the third test, we use an NVM-only system. In each test, we use four nodes with one MPI task per node, and use CLASS C and CLASS D as input. Figure 4 shows the results. e results are normalized to the performance of DRAM-only.
Observation 2: A good data placement can e ectively bridge the performance gap. For example, with the data object lhs placed in DRAM, we bridge the performance gap between DRAM and NVM (using the con guration of 4x DRAM latency and CLASS C) by 31% (see Figure 4 ).
Observation 3: Di erent data objects manifest di erent sensitivity to limited NVM bandwidth and latency, shown in Figure 4 . For example, for the data objects in bu f f er and out bu f f er (CLASS D), there is no big performance di erence (2.1 vs. 2.15) between placing them in DRAM and placing them in NVM con gured with 4X DRAM latency; However, there is a big performance di erence (1.14 vs. 1.25) between placing them in DRAM and placing them in NVM con gured with 1/2 DRAM bandwidth (CLASS D). is indicates that the two data objects are sensitive to memory bandwidth but not memory latency. lhs (CLASS D) tells us a di erent story: it is sensitive to latency (1.71 vs. 2.15), but not bandwidth (1.21 vs. 1.25). Also, rhs is sensitive to both latency and bandwidth.
Di erent data objects have di erent memory access pa erns which manifest di erent sensitivity to bandwidth and latency. A data object with a memory access pa ern of bad data locality and massive, concurrent memory accesses (e.g., streaming pa ern) is sensitive to memory bandwidth, while a data object with a memory access pa ern of bad data locality and dependent memory accesses (e.g., pointer-chasing) is sensitive to memory latency.
Our preliminary performance study highlights the importance of capturing memory access pa erns of data objects. It also shows us that it is possible to bridge the performance gap between NVM and DRAM by appropriately directing data placement on HMS.
DESIGN AND IMPLEMENTATION
Motivated by the preliminary performance study, we introduce a runtime system (named "Unimem") targeting on directing data placement on HMS for HPC applications.
Unimem directs data placement for data objects (e.g., multidimensional arrays). e data objects must be allocated using certain Unimem APIs by the programmer. We call those data objects, the target data objects, in the rest of the paper. Unimem is phase based. It decides and changes data placement for target data objects for each phase based on runtime pro ling and lightweight performance models.
In particular, Unimem pro les memory references to target data objects with a few invocations of each phase. en Unimem uses performance models to predict performance bene t and cost of data placement, and formulates the problem of deciding optimal data placement as a knapsack problem. e results of the performance models and formulation direct data placement for each phase in the rest of the application execution. We describe the design and implementation details in this section.
Design
Unimem includes three steps in its work ow: phase pro ling, performance modeling, and data placement decision and enforcement. e phase pro ling happens in the rst iteration of the main computation loop of the application. At the end of the rst iteration, we build performance models and make data placement decision. A er the rst iteration, we enforce the data placement decision for each phase. We describe the three steps in details as follows.
Phase
Profiling. is step collects memory access information for each phase. is information is leveraged by the second and third steps to decide data placement for each phase.
We rely on hardware performance counters widely deployed in modern processors. In particular, we collect the number of last level cache miss event, and then map the event information to data objects. Leveraging the common sampling mode in performance counters (e.g., Precise Event-Based Sampling from Intel or Instruction-based Sampling from AMD), we collect memory addresses whose associated memory references cause last level cache misses. ose memory addresses help us identify target data objects that have frequent memory accesses in main memory.
Note that the number of last level cache misses can re ect how intensive main memory accesses happen within a xed sampling interval. It works as an indication for which target data objects potentially su er from the performance limitation of NVM. However, there are other events that cause main memory accesses, such as cache line eviction and prefetching operations. e current performance counters either do not support counting such event (cache line eviction) or do not have the sampling mode for such event (prefetching operation). Hence, we cannot include those events when counting main memory accesses. However, the last level cache miss accounts for a large part of main memory accesses. It can work as a reliable indicator to direct data placement, as shown in the evaluation section. e last level cache miss is also one of the most common events in modern processors, which makes our runtime highly portable across HPC platforms. To compensate for the potential inaccuracy caused by the limitation of performance counters, we introduce constant factors in the performance models in Step 2.
Performance Modeling.
Given the memory access information collected for each phase, we select those target data objects that have memory accesses recorded by performance counters. ose data objects are potential candidates to move from NVM to DRAM. To decide which target data objects should be moved, we introduce lightweight performance models.
General description. e performance models estimate performance bene t (Equations 2 and 3) and data movement cost (Equation 4) between NVM and DRAM. We trigger data movement only when the bene t outweighs the cost. To calculate the performance bene t, we must decide if the data object is bandwidth sensitive or latency sensitive (Equation 1). is is necessary to model the performance di erence between bandwidth sensitive and latency sensitive workloads.
Bandwidth sensitivity vs. latency sensitivity. To decide if a target data object in a phase is bandwidth sensitive or latency sensitive, we use Equation 1. is equation estimates main memory bandwidth consumption due to memory accesses to the data object (BW dat a ob j ). × phase ex ecut ion t ime (1) e numerator of Equation 1 is the accessed data size. #data access in the numerator is the number of memory accesses to the data object in main memory. #data access is collected in Step 1 (phase pro ling) with performance counters. For a target data object in a phase, the accessed total data size is calculated as (#data access × cacheline size).
e denominator of the equation is the fraction of the execution time that has memory accesses to the target data object in main memory.
is fraction of the execution time is calculated based on #sampl es wit h dat a accesses #sampl es , which is the ratio between the number of samples that collect non-zero accesses to the target data object and the total number of samples.
For example, suppose that the phase execution time is 10 seconds, the hardware counter sampling rate is 1000 cycles, and the CPU frequency is 1 GHz. en we will have 10 7 samples in total during the phase execution. Assuming that 10 5 samples of all samples have memory accesses to the data object, then the fraction of the execution time that accesses the data object is 10 5 10 7 × 10 = 0.1s. Given a data object in a phase, if its BW dat a ob j reaches t 1 % of the peak NVM bandwidth BW peak (t 1 = 80 in our evaluation), then this data object is most likely to be bandwidth sensitive. e performance bene t a er moving the data object from NVM to DRAM (i.e., BFT dat a ob j bw ) is dominated by the memory bandwidth e ect, and can be calculated based on Equation 2, which will be discussed next. If BW dat a ob j of the data object is less than t 2 % of BW peak (t 2 = 10 in our evaluation), then this data object is most likely to be highly latency sensitive. e performance bene t of moving the data object from NVM to DRAM (i.e., BFT dat a ob j l at ) is dominated by the memory latency e ect, and can be calculated based on Equation 3, which will be discussed next. If BW dat a ob j of the data object is between t 1 % and t 1 %, then the data object is likely to be sensitive to either bandwidth or latency. e performance bene t a er data movement from NVM to DRAM is estimated by max(BFT dat a ob j bw , BFT dat a ob j l at ). To measure BW peak , we run a highly memory bandwidth intensive benchmark, the STREAM benchmark [15] , with maximum memory concurrency, and use Equation 1 and performance counters.
Calculation of data movement bene t. Equations 2 and 3 calculate performance bene ts (a er data movement from NVM to DRAM) for bandwidth sensitive and latency sensitive data objects, respectively. e two equations are simply based on an estimation of the performance di erence between running the application on NVM and on DRAM. If the data object is bandwidth-sensitive, then the application performance on a speci c memory is modeled by accssed dat a size mem bw (mem is NVM or DRAM). accessed data size is #data access × cacheline size, the same as the one in Equation 1. If the data object is latency-sensitive, then the application performance on a speci c memory is modeled by #data access × mem lat (mem is NVM or DRAM).
In the above two equations, we have constant factors CF bw (see Equation 2 ) and CF lat (see Equation 3 ). Such constant factors are used to improve modeling accuracy. To meet high performance requirement of our runtime, the performance models are rather lightweight, and only capture the critical impacts of memory bandwidth or memory latency. However the models ignore some important performance factors (e.g., overlapping between memory accesses, and overlapping between memory accesses and computation). Also, the limitation of the sampling-based approach to count performance events can underestimate the number of memory accesses due to the inability of counting cache eviction and prefetching operations and sampling nature of the approach. e constant factors CF bw and CF lat work as a simple but powerful approach to improve modeling accuracy without increasing modeling complexity and runtime overhead. e basic idea of the two factors is to measure performance ratios between measured performance and predicted performance for representative workloads, and then use the ratios to improve online modeling accuracy for other workloads.
In particular, we run the bandwidth-sensitive benchmark STREAM to obtain CF bw o ine. We calculate the performance ratio between the predicted performance and measured performance, and such ratio is CF bw. e predicted performance is calculated based on (#data access ×cacheline size/DRAM bw), where #data access is collected with performance counters using the sampling-based approach. Hence, CF bw accounts for the potential performance di erence between our sampling-based modeling and real performance. e constant factor CF lat is obtained in the similar way, except that we use a latency-sensitive benchmark, the pointerchasing benchmark [4] (using a single thread and no concurrent memory accesses). Also, to calculate the predicted performance, we use (#dataaccess × DRAM lat). Given a hardware platform, CF bw and CF lat need to be calculated only once.
Calculation of data movement cost. Data placement comes with data movement cost. e data movement cost can be simply calculated based on data size and memory copy bandwidth between NVM and DRAM, which is ( dat a size mem cop bw ). To reduce the data movement cost, we want to overlap data movement with application execution. is is possible with a helper thread that runs in parallel with the application to implement an asynchronous data movement. We discuss this in details in Section 3.3. In summary, the data movement cost (COST dat a ob j ) is modeled in Equation 4 with the overlapped cost (mem comp o erlap) included.
CO ST d at a ob j = max ( dat a size mem cop bw − mem comp o er l ap, 0) (4) We describe how to calculate mem comp o erlap as follows. To minimize the data movement cost, we want to overlap data movement with application execution as much as possible. Meanwhile, we must respect data dependency and ensure execution correctness. is means during data movement, the migrated data object must not be read or wri en by the application. Given the above requirement on respecting data dependency and minimizing the data movement cost, we can estimate mem comp o erlap. Figure 5 explains how to calculate mem comp o erlap with an example. is example shows how to calculate mem comp o erlap for a data object (a) in a speci c phase (the phase i). If a is not in DRAM, we can trigger data migration of a as early as the beginning of the phase j, because a is not referenced between j and i. We cannot trigger data migration of a at the beginning of the phase j −1, because a is referenced there. mem comp o erlap is the application execution time between the phases j and i. e data movement time, dat a size mem cop bw , can be smaller than mem comp o erlap. In this case, the data movement is completely overlapped with application execution, and the data movement cost COST dat a ob j is 0.
Our estimation on COST dat a ob j could be an overestimation (a conservative estimation). In particular, when a data object is to be migrated from NVM to DRAM for a phase, it is possible that the data object is already in DRAM. Use Figure 5 as an example again. Since the phase j − 1 references a, it is possible that a is already in DRAM before the point to trigger the data migration. Also, COST dat a ob j does not include the cost of moving data from DRAM to NVM when there is no enough space in DRAM and we need to switch data. Such overestimation and ignorance of data movement from DRAM to NVM are due to the fact that the data movement cost for each phase is isolatedly calculated during the modeling time. Hence, what data objects are in DRAM and whether there is enough space in DRAM is uncertain during the modeling time. We will solve the above problems in the next step (Step 3).
Data Placement Decision and Enforcement.
Based on the above formulation for the bene t and cost of data movement, we determine data placement for all phases one by one. In particular, to determine data placement for a speci c phase, we de ne a weight w for each target data object referenced in this phase:
extra COST dat a ob j accounts for the data movement cost, when there is no enough space in DRAM to move the target data object from NVM to DRAM and we have to move data from DRAM to NVM to save space. To calculate extra COST dat a ob j , we must decide which data object in DRAM must be moved. We make such decision based on the sizes of data objects in DRAM. In particular, we move data objects from DRAM to NVM whose total size is just big enough to allow the target data object to move from NVM to DRAM. Note that since we determine data placements for all phases one by one, when we decide the data placement for a speci c phase, we have made the data placement decisions for previous phases. Hence, we have a clear knowledge on which data objects are in DRAM and whether the target data object is already in DRAM.
Besides the weight w, each data object has a data size. Given the DRAM size limitation, our data placement problem is to maximize total weights of data objects in DRAM while satisfying the DRAM size constraint. is is a 0-1 knapsack problem [20] . e knapsack problem can typically be solved by dynamic programming in pseudo-polynomial time. If each data object has a distinct value per unit of weight (data size/w), the empirical complexity is O((lo (n)) 2 ) [20] , where n is the number of target data objects referenced in a phase. e above approach can determine data placement for individual phases. We name this approach as "phase local search". Determining data placement at the granularity of individual phases can lead to the optimal data placement for each phase, but result in frequent data movements, some of which may not be able to be completely overlapped by application execution. Alternatively, determining data placement at the granularity of all phases (named "cross-phase global search") has less data movement than phase local search, because all phases are in fact treated as a combined single phase: Once the optimal data placement is determined within the combination of all phases, there is no data movement within the combination. However, the optimal data placement for the combination of all phases does not necessarily result in the best performance for each individual phase.
Based on the above discussion, we use dynamic programming to determine the data placement using both phase local search and cross-phase global search, and then choose the best data placement of the two searches.
A er we make the data placement decision at the end of the rst iteration, we enforce data placement since the second iteration. At the beginning of each phase, the runtime asks a helper thread (see Section 3.3 for implementation details) to proactively move data objects between NVM and DRAM based on the data placement decision for future phases. Figure 6 gives an example for how to enforce data placement with a helper thread a er determining data placement. In this example, there are three target data objects (a, b, and c) and ve phases. e data placement decision for each phase is represented with le ers in brackets (e.g., (a) for the phase 1). We assume DRAM can hold two data objects at most. e data movement enforced by the helper thread respects data dependence across phases and the availability of DRAM space. Such example is a case of phase local search, where each phase makes its own decision for data placement. ere are eight data movements in total. With a crossphase global search, only two data objects will be moved to DRAM for all phases. e cross-phase global search results in only two data movements. Based on the performance modeling and dynamic programming, we can decide whether the cross-phase global search or phase local search is be er.
Optimization
To improve runtime performance, we introduce a couple of optimization techniques as follows.
Handling workload variation across iterations. In many scienti c applications, the computation and memory access pa erns remain stable across iterations. is means once the data placement decision is made at the end of the rst iteration, we can reuse the same decision in the rest of iterations. However, some scienti c applications have workload variation across iterations. We must adjust data placement decision correspondingly.
To accommodate workload variation across iterations, Unimem monitors the performance of each phase a er data movement. If there is obvious performance variation (larger than 10%), then the runtime will activate phase pro ling again and adjust the data placement decision.
Initial data placement. By default, all data objects are initially placed in NVM and moved between DRAM and NVM by Unimem at runtime. However, data movement can be expensive, especially for large data objects, even though we use the proactive data movement to overlap data movement with application execution. To reduce the data movement cost, we selectively place some data objects in DRAM at the beginning of the application, instead of placing all data objects in NVM. e existing work has demonstrated performance bene t of the initial data placement on GPU with HMS [1, 24] . Our initial data placement technique on NVM-based HMS is consistent with those existing e orts.
For initial data placement, we place in DRAM those target data objects with the largest amount of memory references (subject to e letters in brackets (e.g., (a) and (b)) represent target data objects that are determined to be placed in DRAM for the corresponding phases. DRAM can hold two data objects at most. the DRAM space limitation). To calculate the number of memory reference for each target data object, we employ compiler analysis and represent the number of memory reference as a symbolic formula with unknown application information, similar to [7] . Such information includes the number of iterations and coe cients of array access. is information is typically available before the main computation loop and before memory allocation for target data objects. Hence it is possible to decide and implement initial data placement before main computation loop for many HPC applications. However, we cannot determine initial data placement for those data objects that do not have the information available before the main computation loop (e.g., the number of iteration is determined by a convergence test at run time).
Our method determines initial data placement simply based on the number of memory reference and ignores caching e ects. e ignorance of caching e ects can impact the e ectiveness of initial data placement. In particular, some data objects with intensive memory references may have good reference locality and do not cause a lot of main memory accesses. However, our practice shows that in all cases of our evaluation, initial data placement based on compiler analysis makes the data placement decision consistent with the runtime data placement decision using the cross-phase global search. Using compiler analysis can work as a practical and e ective solution to direct initial data placement, because the target data objects with a large amount of memory references tend to frequently access main memory.
Handling large data objects. We move data between DRAM and NVM at the granularity of data object. is means a data object larger than the DRAM space cannot be migrated. is problem is common to any so ware-based data management on HMS.
A method to address the above problem is to partition the large data object into multiple chunks with each chunk smaller than the DRAM size. At runtime, we can pro le memory access for each chunk instead of the whole data object, and move data chunk if the bene t overweight the cost of data chunk movement. is method exposes new opportunities to manage data and improve performance.
However, this solution is not always feasible, because it can involve a lot of programming e orts to refactor the application such that memory references to the large data object are based on chunkbased partitioning. A compiler tool can be helpful to transform identify and allocate target data objects unimem free free memory allocation for target data objects some regular memory references into new ones based on chunkbased partitioning (assuming the input problem size and number of loop iterations are known). However, this kind of automatic code transformation can be impotent for high-dimensional arrays with the notorious memory alias problem and irregular memory access pa erns. In Unimem, we employ a conservative approach which only partitions those one-dimensional arrays with regular memory references.
In our evaluation with representative numerical kernels, we nd that partitioning large data objects is o en not helpful, because making the data placement decision based on chunks leads to much more frequent data movements, most of which are di cult to be overlapped with application execution and hence exposed to the critical path, but we do have a benchmark (FT) bene t from partitioning large data objects.
Implementation
We have implemented Unimem as a runtime library to perform online adaptation of data placement on HMS. To leverage the library, the programmer needs to insert a couple of APIs into the application. Such change to the application is very limited, and is used to initialize the library and identify the main computation loop and target data objects. In all applications we evaluated, the modi cation to the applications is less than 20 lines of code. Table 2 list those APIs and their functionality. e runtime library decides data placement at the granularity of execution phase. As discussed before, a phase is delineated by MPI operations. To automatically form phases, we employ the MPI standard pro ling interface (PMPI). PMPI function behaves in the same way as MPI function, but PMPI allows one to write functions that have the behavior of the standard function plus any other behavior one would like to add. Based on PMPI, we can transparently identify execution phases and control pro ling without programmer intervention. Figure 7 depicts the general idea. In particular, we implement an MPI wrapper based on PMPI. e wrapper encapsulates the functionality of enabling and disabling pro ling and uses a global counter to identify phases.
To identify target data objects, the programmer must use unimem malloc to allocate them before the main computation loop. is API allows Unimem to collect pointers pointing to target data objects. Collecting those pointers are necessary to implement data movement without asking the programmer to change the application a er data movement. In particular, a er data movement for a target data object, the runtime changes the data object pointer and makes it point to the new memory space of the data object without disturbing execution correctness. If there is a memory alias to the data object but such alias is created within the main computation loop, then the memory alias can still work correctly, because it is updated in each iteration and will point to the new memory space of the data object a er data movement. If the memory alias to the data object is created before the main computation loop, then such memory alias information must be explicitly sent to the runtime by the programmer using unimem malloc, such that the memory alias can be updated and points to the correct memory space a er data movement. e DRAM space is limited in HMS. To manage the DRAM space, we avoid making any change to the operating system (OS), and introduce a user-level service. Each node runs an instance of such service. e service coordinates the DRAM allocation from multiple MPI processes on the same node. In particular, the service responds to any DRAM allocation request from the runtime, and bounds the memory allocation within the DRAM space allowance. Our current implementation for such service is based on a simple memory allocator without consideration of memory allocation e ciency and fragmentation, because we expect that data movement should not be frequent, and data allocation for data movement should not be frequent for performance reason. However, an advanced implementation could be based on an existing memory allocator, such as HOARD [3] and the lock-free allocator [16] .
As discussed in Section 3.1 (see Step 2), we use a helper thread to proactively trigger data movement, such that data movement is overlapped with application execution. e helper thread is invoked in unimem init. In the main computation loop, the helper thread and the main thread interact through a shared FIFO queue. e main thread puts data movement requests into the queue; the helper thread checks the queue, performs data movement, and removes the data movement request o the queue once the data movement is done. At the beginning of each phase, the runtime of the main thread will check the queue status to determine if all proactive data movement for the current phase is done. Hence, the queue works as a synchronization mechanism between the helper thread and the main thread. Note that checking the queue status and pu ing data movement requests into the queue is lightweight, because we avoid frequent data movement in our design.
As discussed in Section 3.1 (see Step 2) , to ensure execution correctness, the runtime must respect data dependency across phases when moving data objects with the helper thread. e data dependency check is implemented by static analysis. We introduce an LLVM [11] pass to analyze data references to target data objects between MPI calls. To handle those unresolved control ows during the static analysis, we embed data dependency analysis result for each branch, and delay data dependency analysis until runtime. e compiler-based data dependency analysis can be conservative due to the challenge of pointer analysis [6] . ere is also a large body of research related to the approximation of pointer analysis to improve compiler-based data dependency analysis. However, to simplify our implementation, we currently use a directive-based approach that allows the programmer to use directives to explicitly inform the runtime of data dependency for target data objects across phases. is approach is inspired by task dependency clauses in OpenMP, and works as a practical solution to address complicated data dependency analysis. Figure 8 depicts the general work ow.
EVALUATION METHODOLOGY
In our evaluation, we use artz emulator [23] . artz enables an e cient emulation of a range of NVM latency and bandwidth characteristics.
artz has low overhead and good accuracy (with emulation errors 0.2% -9%) [23] . We do not use cycle-accurate architecture simulators because of their slow simulation which cannot scale to large workloads. Furthermore, artz allows us to consider cache eviction e ects, memory-level parallelism, and system-wise memory tra c, which is not available in other state-of-the-art, so ware-based emulation approaches [14, 22] . However, due to the limitation of artz, we can only emulate either bandwidth limitation or latency limitation, but cannot emulate both of them.
Using artz requires the user to have privilege access to the test system. We do not have such privilege access on the test platform for our strong scaling tests. Hence, instead of using artz, we leverage NUMA architecture to emulate NVM. In particular, we carefully manage data placement at the user level, such that, given r hs , f or c in , u, us , s , w s , qs , r ho i , squar e , out bu f f e r , in bu f f e r , f j ac , n j ac , l hs a, l hsb, l hsc Geometry arrays and main simulation variables (48 data objects in total) 35% an MPI task, a remote NUMA memory node works as NVM while the NUMA node local to the MPI task works as DRAM. e latency and bandwidth di erence between the remote and local NUMA memory nodes emulates that between NVM and DRAM. On our test platform for strong scaling tests, the emulated NVM has 60% of DRAM bandwidth and 1.89x of DRAM latency. We have two test platforms for performance evaluation. One test platform (named "Platform A") is a small cluster. Each node of it has two eight-core Intel Xeon E5-2630 processors (2.4 GHz) and 32GB DDR4. We use this platform for tests in all gures except Figure 12 . We deploy artz on such platform. e other test platform is the Edison supercomputer at Lawrence Berkeley National Lab (LBNL). We use this platform for tests in Figure 12 . Each Edison node has two 12-core Intel Ivy Bridge processor (2.4 GHz) with 64GB DDR3. As discussed before, we perform strong scaling tests and leverage NUMA architecture to emulate NVM on this system. We use six benchmarks from NAS parallel benchmark (NPB) suite 3.3.1, and one production scienti c code Nek5000 [9] . For Nek5000, we use eddy input problem with a 256 × 256 mesh. e target data objects of those benchmarks are listed in Table 3 . ose data objects are the most critical data objects accounting for more than 95% of memory footprint except CG and Nek5000. For CG, there are three large data objects (aelt, acol, and arow) only used for problem initialization. ey are not treated as target data objects. For Nek5000, we use main simulation variables and geometry arrays in Nek5000 core. ose are the most important data objects for Nek5000 simulation. We use GNU compiler (4.4.7 on Platform A and 6.1.0 on Edison) and use default compiler options for building benchmarks. We use the sampling-based approach to collect performance events on the two platforms. e sampling interval is chosen as 1000 CPU cycles, such that the sampling overhead is ignorable while the sampling is not sparse to lose modeling accuracy.
EVALUATION
e goal of our evaluation is multiple-folding. First, we want to test if our runtime can e ectively direct data placement to narrow the performance gap between NVM and DRAM; Second, we want to test if our runtime is lightweight enough; ird, we want to test the performance of our runtime in various system con gurations, including di erent DRAM sizes and di erent system scales. Unless indicated otherwise, performance in this section is normalized to that of the DRAM-only system.
Basic performance tests. We compare the performance (execution time) of DRAM-only, NVM-only, and HMS with Unimem. We use four nodes in Platform A with one MPI task per node. We use CLASS C as input problem for NPB benchmarks. NVM and DRAM sizes are 16GB and 256MB respectively. Figures 9 and 10 show the results. NVM is con gured with 1/2 DRAM bandwidth ( Figure 9 ) or 4x DRAM latency ( Figure 10) .
We rst notice that there is a big performance gap between NVM-only and DRAM-only cases. On average, the gap is 18% for NVM with 1/2 DRAM bandwidth and 47% for NVM with 4x DRAM latency. However, Unimem greatly narrows the gap and makes performance very close to DRAM-only cases: the average performance di erence between DRAM-only and HMS is only 3% for NVM with 1/2 DRAM bandwidth and 7% for NVM with 4x DRAM latency, and the performance di erence is no bigger than 10% in all cases. is demonstrates that Unimem successfully directs data placement for those performance-critical data objects. is also demonstrates that Unimem is very lightweight a er we optimize runtime performance and hide data movement cost.
We compare Unimem and X-Mem [8] (a recent so ware-based solution for data placement in HMS). e results are shown in Figures 9 and 10 . X-Mem uses PIN-based o ine pro ling to characterize memory access pa erns and make the decision on data placement. ey do not consider data movement cost and assume a homogeneous memory access pa ern within a data object. e results show that Unimem performs similarly to X-Mem, but performs 10% be er than X-Mem for Nek5000. Nek5000 is a production code with various memory access pa erns across phases. Unimem adapts to those variations, hence performing be er. Also , Unimem does not need any o ine pro ling for applications.
Detailed performance analysis. Based on the results of basic performance tests, we further quantify the contributions of our runtime techniques to performance improvement on HMS. is quanti cation study is important to investigate how e ective our techniques are and when they can be e ective. We study four major techniques: (1) cross-phase global search, (2) phase local search, (3) partitioning large data objects, and (4) initial data placement.
We apply the four techniques one by one. In particular, we apply (1), and then apply (2) to (1) , and then apply (3) to (1)+(2), and then apply (4) to (1)+(2)+(3). We measure the performance variation a er applying each technique to quantify the contribution of each technique to performance. We use the same system con gurations as basic performance tests with NVM con gured with 1/2 DRAM bandwidth. Figure 11 shows the results.
We notice that cross-phase global search can be very e ective. In fact, in benchmarks CG and LU, more than 90% of the contribution comes from this technique. However, cross-phase global search could lose some opportunities to improve performance on individual phases, because it uses the same data placement decision on all phases. Using phase local search can complement cross-phase global search. For BT and SP, using phase local search we improve performance by 19% and 5% respectively. Initial data placement is very useful. In fact, it takes e ect on all benchmarks. For SP, it is the most e ective approach (87% contribution comes from this technique).
Partitioning large data objects does not take e ect except FT, because it introduces very frequent data movement which loses performance. In FT, this technique contributes to 58% performance improvement, while the other three techniques make 42% contribution by manipulating small data objects. In general, by this study , we learn the importance of combining all techniques to maximize performance improvement for various HPC workloads.
To further study the e ectiveness of Unimem, we collect some detailed data migration information for HMS with Unimem (NVM has 1/2 DRAM bandwidth). Table 4 shows the results. "Pure runtime cost" in the table accounts for the overhead of collecting hardware counters, modeling costs, and synchronization cost between the helper thread and main thread. "Pure runtime cost" does not include data movement cost and bene t. "% overlap" in the table shows the percentage of data movement cost that is successfully overlapped with the computation.
From Table 4 , we notice that Unimem has very small runtime overhead (less than 3% in all cases). Directed by Unimem, the data migration can happen very o en (e.g., 102 times in Nek5000 and 24 times in BT), and the migrated data size can be very large (e.g., 1.1GB in Nek5000 and 720MB in BT). However, even with the frequent data migration, Unimem successfully overlaps data migration with computation (70.6% in Nek5000 and 87.5% in BT). Also, the performance bene t of data migration outweighs those non-overlapped data migration, and narrows down the performance gap between NVM and DRAM to 9% at most (see Figure 9 ).
Scalability study. To study how Unimem performs in larger system scales. We did strong scaling tests on Edison at LBNL. For each test, we use one MPI task per node and use CLASS D as input problem. We use 256MB for DRAM and 32GB for NVM. Figure 12 shows the results for CG. Performance (execution time) in the gures is normalized to the performance of DRAM-only.
As we change the system scale, the sizes of data objects change. e numbers of main memory accesses also change because of caching e ects: Such changes in main memory accesses impact the sensitivity of data object to memory bandwidth and latency. Because of the above changes, the runtime system must be adaptive enough to make a good decision on data placement. In general, Unimem does a good job for all cases: the performance di erence between DRAM-only and HMS with Uimem is no bigger than 7%.
Sensitivity study. We use various con gurations of DRAM size in HMS and test if our runtime can perform well. As DRAM size changes, we will have di erent opportunities to place data objects. e change of DRAM size will impact the frequency of data movement and impact whether we should decompose large data objects to improve performance. Figure 13 shows the results as we use 128MB, 256MB and 512MB DRAM. In all tests, we use 16GB NVM con gured with 1/2 DRAM bandwidth and CLASS C as input problem. We use Platform A and four nodes (1 MPI task per node) to do the tests. In the gure, performance (execution time) is normalized to that of DRAM-only.
In general, Unimem performs well in all cases except one case: the performance di erence between DRAM-only and HMS with Unimem is no bigger than 7% in all cases except MG with 128MB DRAM. For MG with 128MB DRAM, we have 13% performance di erence between DRAM-only and HMS with Unimem. A er careful examination, we nd that DRAM is not well utilized, because large data objects cannot be placed in such small DRAM. We also cannot partition large data objects in MG by using our compiler tool because of widely employment of memory alias in the benchmark. One can only use either latency model or bandwidth model, but not both. Also, "read" and "write" should be given the same latency or bandwidth value.
A.4 NUMA Control on Edison to Emulate NVM
We cannot use Quartz on Edison, because Quartz needs privileged accesses to the system to install a driver. To emulate NVM on Edison, we leverage two NUMA nodes in each Edison node, and control data placements on the two NUMA nodes. When we run an MPI task on a processor of an Edison node, the processor's local NUMA node works as DRAM, while the other NUMA node works as NVM.
There are two ways to direct data placement on a specific NUMA node.
• Use numactl command. For example, numactl -membind=1 -cpunodebind=0 ./app With the above command line, app will be pinned to a CPU attached to the NUMA node 0, and the memory will be allocated from the NUMA node 1. This method can easily enable the emulation of an NVM-only system.
• The other method is to use the libnuma libray (https://linux.die.net/man/3/numa). The libnuma library offers a simple programming interface to control data placements on multiple NUMA nodes. In our paper, we adopt this method to enable fine-grained control over data placement. We use the following two APIs to allocate data on a specific NUMA node. The first API allocates memory on a specific NUMA node; the second one runs the current task and its children on a specific NUMA node.
numa alloc onnode(...) numa run on node(...)
A.5 PMPI Wrapper
To automatically form MPI-delineated execution phases, we build a PMPI-based library. To build the library, we use a PMPI wrapper generator from LLNL to generate a PMPI wrapper including customized timing and performance counter measurement (see Figure 7 in the SC'17 paper). Source code and instruction for the wrapper generator are available from the LLNL Github website.
(https://github.com/LLNL/wrap)
A.6 Pointer Switch in Fortran Program to Implement Data Placement
Since we dynamically change data placement between DRAM and NVM, we use a pointer switch-based approach to switch pointers pointing to the data object in either DRAM or NVM. Our benchmarks are based on Fortran, but we use a c-based function to switch pointers. The following is an example showing how we switch pointers at runtime without impacting program correctness 1 ! F o r t r a n 2 p r o g r a m t e s t 3 i n t e g e r v a l 1 , v a l 2 ! v a l 1 i n DRAM, and v a l 2 i n NVM 4 p o i n t e r ( p t r v a l 1 , v a l 1 ) ! b i n d p t r v a l 1 t o v a l 1 5 p o i n t e r ( p t r v a l 2 , v a l 2 ) ! b i n d p t r v a l 2 t o v a l 2 6 c a l l u n i m e m p o i n t e r s w i t c h ( p t r v a l 1 , p t r v a l 2 ) 7 end p r o g r a m t e s t 
A.7 Sampling-based Performance Counter Measurement
Precise event-based sampling (PEBS) is an advanced sampling feature for Intel processors. With this feature, the processor directly records hardware event samples, including memory addresses, into a designated memory region. We use this library (https://github.com/numap-library/numap) to enable online recording of last level cache miss events based on PEBS.
A.8 Benchmarks
We use six benchmarks (CG,FT,BT,LU,SP,MG) from NAS parallel benchmark (NPB) suite 3.3.1, and one production scientific code Nek5000(eddy). Compilation Method:
• NPB bechmark: make cg CLASS=C NPROCS=16 Note, "cg" is the bechmark name, "C" is the input problem size, and "16" is the number of MPI tasks.
• Nek5000 (https://nek5000.mcs.anl.gov):
To enable a large scale simulation, we generate a larger problem size for an input problem, eddy. The following is how we generate the problem.
(1) Edit SIZE and eddy uv.box and change the mesh size to 256x256 (2) cd NekExamples/eddy && makenek clean (3) genbox (4) eddy uv.box (5) genmap (6) eddy uv (7) makenek eddy uv && nekmpi eddy uv 16
A.9 Experiment Workflow
• Install and load the Quartz emulator kernel module. Choose either latency or bandwidth model. Configure latency and bandwidth parameters.
• Change the application by adding unimem init in front of the main computation loop • Change the application by adding unimem start and unimem end to enclose the main computation loop. • Choose target data objects and use unimem malloc to allocate them. Free data objects by unimem free after the main computation loop.
• Use the two OpenMP-like directives to mark the data dependency in the application (see SC'17 paper). Run the ROSE compiler to generate the data dependency result.
• Recompile the application and link it with our PMPI wrapper and Unimem library.
• Use Linux shell command to execute test benchmarks. e.g: mpirun -np 16 -host node1,node2,node3,node4 cg.C.16
• Observe results and measure performance.
